



THE INVERTER DYNAMICS

[Adapted from Rabaey's *Digital Integrated Circuits*, ©2002, J. Rabaey et al.]

EE415VLSIDesign



Dynamic Behavior

Propagation Delay, T_p

- Defines how quickly output is affected by input
- Measured between 50% transition from input to output
- t_{pLH} defines delay for output going from low to high
- t_{pHL} defines delay for output going from high to low
- Overall delay, t_p , defined as the average of t_{pLH} and t_{pHL}

EE415VLSIDesign



Dynamic Behavior

Rise and fall time, T_r and T_f


- Defines slope of the signal
- Defined between the 10% and 90% of the signal swing

Propagation delay and rise and fall times affected by the fan-out due to larger capacitance loads

EE415VLSIDesign



Delay Definitions



EE415VLSIDesign





The Ring Oscillator

- A standard method is needed to measure the gate delay
- It is based on the *ring oscillator*
- $2Nt_p \gg t_r + t_f$ for proper operation

EE415VLSIDesign



Ring Oscillator



$$T = 2 \times t_p \times N$$

EE415VLSIDesign



Power Dissipation

- Power consumption determines **heat dissipation and energy consumption**
- Power influences design decisions:
 - **packaging and cooling**
 - width of supply lines
 - power-supply capacity
 - # of transistors integrated on a single chip

Power requirements make high density bipolar ICs impossible (feasibility, cost, reliability)

EE415VLSIDesign



Power Dissipation

Supply-line sizing

$$P_{peak} = I_{peak} V_{supply} = \max(p(t))$$

$$P_{avg} = \frac{1}{T} \int_0^T p(t) dt = \frac{V_{supply}}{T} \int_0^T I_{supply}(t) dt$$

Battery drain, cooling

EE415VLSIDesign



Power Dissipation

- P_{peak} = static power + dynamic power
- Dynamic power:
 - (dis)charging capacitors
 - temporary paths from VDD to VSS
 - proportional to switching frequency
- Static power:
 - static conductive paths between rails
 - leakage
 - increases with temperature

EE415VLSIDesign



Power Dissipation

- Propagation delay is related to power consumption
 - t_p determined by speed of charge transfer
 - fast charge transfer => **fast gate**
 - fast gate => **more power consumption**
- **Power-delay product (PDP)**
 - quality measure for switching device
 - **PDP** = energy consumed / gate / switching event
 - measured using ring oscillator

EE415VLSIDesign



Power Dissipation

Supply-line sizing

$$P_{peak} = I_{peak} V_{supply} = \max(p(t))$$

$$P_{avg} = \frac{1}{T} \int_0^T p(t) dt = \frac{V_{supply}}{T} \int_0^T I_{supply}(t) dt$$

Battery drain, cooling

Energy consumed / gate / switching event

Power-Delay Product

$$PDP = t_p \times P_{avg}$$

= Energy dissipated per operation

EE415VLSIDesign



CMOS Inverter: Steady State Response

- **CMOS technology:**
 - **No path exists between VDD and VSS in steady state**
 - **No static power consumption!** (ideally)
 - **Main reason why CMOS replaced NMOS in early 80's**
- **NMOS technology:**
 - **Has NMOS pull-up device that is always ON**
 - **Creates voltage divider when pull-down is ON**
 - **Power consumption puts upper bound on (# devices / chip)**

EE415VLSIDesign






Voltage Transfer Characteristic

EE415VLSIDesign




CMOS Inverter Load Characteristics



EE415VLSIDesign




PMOS Load Lines



EE415VLSIDesign



CMOS Inverter Load Lines




0.25um, W/Ln = 1.5, W/Lp = 4.5, VDD = 2.5V, Vtn = 0.4V, Vtp = -0.4V

EE415VLSIDesign



CMOS Inverter VTC




EE415VLSIDesign



	Cutoff	Linear	Saturation
pMOS	$V_{in} - V_{DD} = V_{GS} > V_T$	$V_{in} - V_{DD} = V_{GS} < V_T$ $V_{in} - V_{out} = V_{GD} < V_T$	$V_{in} - V_{DD} = V_{GS} > V_T$ $V_{in} - V_{out} = V_{GD} > V_T$
nMOS	$V_{in} = V_{GS} < V_T$	$V_{in} = V_{GS} > V_T$ $V_{in} - V_{out} = V_{GD} > V_T$	$V_{in} = V_{GS} > V_T$ $V_{in} - V_{out} = V_{GD} < V_T$

Regions of operations
For nMOS and pMOS
In CMOS inverter



EE415VLSIDesign




CMOS Inverter Load Characteristics

- For valid dc operating points:
 - current through NMOS = current through PMOS
 - => dc operating points are the intersection of load lines
- All operating points located at high or low output levels
 - => VTC has narrow transition zone
 - high gain of transistors during switching
 - transistors in saturation
 - high transconductance (g_m)
 - high output resistance (voltage controlled current source)

EE415VLSI Design



Voltage Transfer Characteristic



EE415VLSI Design



Switching Threshold

- V_M where $V_{in} = V_{out}$ (both PMOS and NMOS in saturation since $V_{DS} = V_{GS}$)

$$V_M \approx rV_{DD}/(1+r) \text{ where } r = k_pV_{DSATp}/k_nV_{DSATn}$$
- Switching threshold set by the ratio r , which compares the relative driving strengths of the PMOS and NMOS transistors

- Want $V_M = V_{DD}/2$ (to have comparable high and low noise margins), so want $r \approx 1$

$$\frac{(W/L)_p}{(W/L)_n} = \frac{k_n V_{DSATn} (V_M - V_{Tn} - V_{DSATn}/2)}{k_p V_{DSATp} (V_{DD} - V_M + V_{Tp} + V_{DSATp}/2)}$$

EE415VLSI Design



Switch Threshold Example

- In 0.25 μm CMOS process, using parameters from table, $V_{DD} = 2.5\text{V}$, and minimum size NMOS ($(W/L)_n$ of 1.5)

	V_{T0} (V)	γ ($\text{V}^{0.5}$)	V_{DSAT} (V)	K (A/V^2)	λ (V^{-1})
NMOS	0.43	0.4	0.63	115×10^{-6}	0.06
PMOS	-0.4	-0.4	-1	30×10^{-6}	-0.1


$$\frac{(W/L)_p}{(W/L)_n} = \frac{115 \times 10^{-6} \times 0.63 \times (1.25 - 0.43 - 0.63/2)}{-30 \times 10^{-6} \times -1.0 \times (2.5 - 0.4 - 1.0/2)} = 3.5$$

$$(W/L)_p = 3.5 \times 1.5 = 5.25 \text{ for a } V_M \text{ of } 1.25\text{V}$$

EE415VLSI Design



Simulated Inverter V_M




- V_M is relatively insensitive to variations in device ratio
 - setting the ratio to 3, 2.5 and 2 gives V_M 's of 1.22V, 1.18V, and 1.13V
- Increasing the width of the PMOS moves V_M towards V_{DD}

Note: x-axis is semilog

EE415VLSI Design



Noise Margins Determining V_{IH} and V_{IL}



By definition, V_{IH} and V_{IL} are where $dV_{out}/dV_{in} = -1$ (= gain)

$$NM_H = V_{DD} - V_{IH}$$

$$NM_L = V_{IL} - GND$$

Approximating:

$$V_{IH} = V_M - V_M/g$$

$$V_{IL} = V_M + (V_{DD} - V_M)/g$$


A piece-wise linear approximation of VTC

So high gain in the transition region is very desirable

EE415VLSI Design




CMOS Inverter VTC from Simulation




EE415VLSIDesign

Gain Determinates



EE415VLSIDesign


Impact of Process Variation



process variations (mostly) cause a shift in the switching threshold

EE415VLSIDesign

Scaling the Supply Voltage



Device threshold voltages are kept (virtually) constant

EE415VLSIDesign

Device threshold voltages are kept (virtually) constant


EE415VLSIDesign

Propagation Delay



EE415VLSIDesign

Switch Model of Dynamic Behavior




Gate response time is determined by the time to charge C_L through R_n (discharge C_L through R_p)

EE415VLSIDesign


EE415VLSIDesign

What is the Inverter Driving?




EE415VLSIDesign

CMOS Inverter Propagation Delay Approach 1



EE415VLSIDesign

CMOS Inverter Propagation Delay Approach 2



EE415VLSIDesign


CMOS Inverter: Transient Response

How can the designer build a fast gate?

- $t_{pHL} = f(R_{on} * C_L)$
- **Keep output capacitance, C_L , small**
 - low fan-out
 - keep interconnections short (floor-plan your layout!)
- **Decrease on-resistance of transistor**
 - increase W/L ratio
 - make good contacts (slight effect)

EE415VLSIDesign

MOS Transistor Small Signal Model



Define


	g_m	r_o
linear	$k'V_{GS}$	$[k'(V_{GS}-V_{DS})^2]^{-1}$
saturation	$k'(V_{GS}-V_{DS})$	$1/\lambda V_{DS}$

EE415VLSIDesign

Determining V_{IH} and V_{IL}

At V_{IH} (V_{IL}): $\frac{\partial V_{out}}{\partial V_{in}} = -1$

small-signal model of inverter




V_{IH} and V_{IL} are based on derivative of VTC equal to -1


$$g = \frac{\partial V_{out}}{\partial V_{in}} = -(g_{m,ns} + g_{m,pp}) \times (r_{on} || r_{op}) = -1$$

EE415VLSIDesign


Transient Response




Inverter Transient Response




Delay as a function of V_{DD}



Sizing Impacts on Delay




PMOS/NMOS Ratio Effects



Input Signal Rise/Fall Time

- In reality, the input signal changes gradually (and both PMOS and NMOS conduct for a brief time). This affects the current available for charging/discharging C_L and impacts propagation delay.
- t_p increases linearly with increasing input rise time, t_r , once $t_r > t_b$
- t_r is due to the limited driving capability of the preceding gate






Inverter Sizing

EE415VLSIDesign



CMOS Inverter: Four Views




Logic Transistor Layout Physical

EE415VLSIDesign



CMOS Inverter Sizing



EE415VLSIDesign



Inverter Delay

- Minimum length devices, $L=0.25\mu\text{m}$
- Assume that for $W_p = 2W_n = 2W$
 - same pull-up and pull-down currents
 - approx. equal resistances $R_N = R_P$
 - approx. equal rise t_{pLH} and fall t_{pHL} delays
- Analyze as an RC network

$$R_P = R_{unit} \left(\frac{W_P}{W_{unit}} \right)^{-1} \approx R_{unit} \left(\frac{W_N}{W_{unit}} \right)^{-1} = R_N = R_W$$


$$\text{Delay (D): } t_{pHL} = (\ln 2) R_N C_L \quad t_{pLH} = (\ln 2) R_P C_L$$

$$\text{Load for the next stage: } C_{gin} = 3 \frac{W}{W_{unit}} C_{unit}$$

EE415VLSIDesign



Inverter with Load



$$t_p = k R_W C_L$$

k is a constant, equal to 0.69


Assumptions: no load \rightarrow zero delay

$$W_{unit} = 1$$

EE415VLSIDesign



Inverter with Load



$$\text{Delay} = kR_W(C_{int} + C_L) = kR_W C_{int} + kR_W C_L = kR_W C_{int}(1 + C_L / C_{int}) = \text{Delay (Internal)} + \text{Delay (Load)}$$

EE415VLSIDesign



Delay Formula

$$\text{Delay} \sim R_W (C_{int} + C_L)$$

$$t_p = kR_W C_{int} (1 + C_L / C_{int}) = t_{p0} (1 + f / g)$$

$$C_{int} = gC_{gin} \text{ with } g \gg 1$$

$$f = C_L / C_{gin} - \text{effective fanout}$$

$$R = R_{unit} / W ; C_{int} = WC_{unit}$$


$$t_{p0} = 0.69 R_{unit} C_{unit}$$

EE415 VLSI Design



Inverter Chain

- Real goal is to minimize the delay through an inverter chain



the delay of the j-th inverter stage is

$$t_{pj} = t_{p0} (1 + C_{g,j+1} / (gC_{gin,j})) = t_{p0} (1 + f / g)$$

and $t_p = t_{p1} + t_{p2} + \dots + t_{pN}$


so $t_p = \sum t_{pj} = t_{p0} \sum (1 + C_{g,j+1} / (gC_{gin,j}))$

- If C_L is given
 - How should the inverters be sized?
 - How many stages are needed to minimize the delay?

EE415 VLSI Design



Apply to Inverter Chain



$$t_p = t_{p1} + t_{p2} + \dots + t_{pN}$$

$$t_{pj} \sim R_{unit} C_{unit} \left(1 + \frac{C_{gin,j+1}}{gC_{gin,j}} \right)$$

$$t_p = \sum_{j=1}^N t_{p,j} = t_{p0} \sum_{i=1}^N \left(1 + \frac{C_{gin,j+1}}{gC_{gin,j}} \right), C_{gin,N+1} = C_L$$

EE415 VLSI Design



Optimum Delay and Number of Stages

When each stage is sized by f and has same eff. fanout f :

$$f^N = F = C_L / C_{gin,1}$$

Effective fanout of each stage:

$$f = \sqrt[N]{F}$$


Minimum path delay

$$t_p = N t_{p0} (1 + \sqrt[N]{F} / g)$$

EE415 VLSI Design



Example



C_L / C_1 has to be evenly distributed across $N = 3$ stages:

$$f = \sqrt[3]{8} = 2$$

EE415 VLSI Design



Optimal Number of Inverters

- What is the optimal value for N given F ($\neq N$)?
 - if the number of stages is too large, the intrinsic delay dominates
 - if the number of stages is too small, the effective fan-out dominates
- The optimum N is found by differentiating the minimum delay divided by the number of stages and setting the result to 0,
- For $\gamma = 0$ (ignoring self-loading) $N = \ln(F)$ and the effective fan out becomes $f = e = 2.71828$

EE415 VLSI Design



Optimum Number of Stages

For a given load, C_L and given input capacitance C_n
Find optimal sizing f

$$C_L = F \cdot C_n = f^N C_n \text{ with } N = \frac{\ln F}{\ln f}$$

$$t_p = N t_{p0} (F^{1/N} / g + 1) = \frac{t_{p0} \ln F}{g} \left(\frac{f}{\ln f} + \frac{g}{\ln f} \right)$$


$$\frac{\partial t_p}{\partial f} = \frac{t_{p0} \ln F}{g} \cdot \frac{\ln f - 1 - g/f}{\ln^2 f} = 0$$

For $g = 0$, $f = e$, $N = \ln F$ $f = \exp(1 + g/f)$

EE415 VLSI Design



Optimum Effective Fan-Out




- Choosing f larger than optimum has little effect on delay and reduces the number of stages (and area).
 - Common practice to use $f = 4$ (for $\gamma = 1$)
 - But **too many** stages has a substantial negative impact on delay.

EE415 VLSI Design



Example of Inverter (Buffer) Staging



EE415 VLSI Design



Impact of Buffer Staging for Large C_L

F ($g = 1$)	Unbuffered	Two Stage Chain	Opt. Inverter Chain
10	11	8.3	8.3
100	101	22	16.5
1,000	1001	65	24.8
10,000	10,001	202	33.1

- Impressive speed-ups with optimized cascaded inverter chain for very large capacitive loads.

EE415 VLSI Design



Design Challenge

- Keep signal rise times smaller than or equal to the gate propagation delays.
 - good for performance
 - good for power consumption
- Keeping rise and fall times of the signals small and of approximately equal values is one of the major challenges in high-performance designs - **slope engineering**.

EE415 VLSI Design




Power Dissipation

EE415 VLSI Design



Dynamic Power Dissipation



$$\text{Energy/transition} = C_L \cdot V_{dd}^2$$


$$\text{Power} = \text{Energy/transition} \cdot f = C_L \cdot V_{dd}^2 \cdot f$$

- Not a function of transistor sizes!
- Need to reduce C_L , V_{dd} , and f to reduce power.

EE415VLSIDesign



Modification for Circuits with Reduced Swing



$$E_{0 \rightarrow 1} = C_L \cdot V_{dd} \cdot (V_{dd} - V_i)$$

- Can exploit reduced swing to lower power (e.g., reduced bit-line swing in memory)

EE415VLSIDesign



Node Transition Activity and Power

- Consider switching a CMOS gate for N clock cycles

$$E_N = C_L \cdot V_{dd}^2 \cdot n(N)$$

E_N : the energy consumed for N clock cycles

$n(N)$: the number of 0->1 transition in N clock cycles

$$P_{avg} = \lim_{N \rightarrow \infty} \frac{E_N}{N} \cdot f_{clk} = \left(\lim_{N \rightarrow \infty} \frac{n(N)}{N} \right) \cdot C_L \cdot V_{dd}^2 \cdot f_{clk}$$



$$\alpha_{0 \rightarrow 1} = \lim_{N \rightarrow \infty} \frac{n(N)}{N}$$

$$P_{avg} = \alpha_{0 \rightarrow 1} \cdot C_L \cdot V_{dd}^2 \cdot f_{clk}$$

EE415VLSIDesign





Short Circuit Currents



EE415VLSIDesign



How to keep Short-Circuit Currents Low?




Short circuit current goes to zero if $t_{fall} \gg t_{rise}$, but can't do this for cascade logic, so ...

EE415VLSIDesign



Minimizing Short-Circuit Power




- Keep the input and output rise/fall times the same (< 10% of Total Consumption)

from [Brooks1984]
(IEEE Journal of Solid-State Circuits, August 1984)

- If $V_{dd} < V_{th} + |V_{tp}|$ then short-circuit power can be eliminated!



Leakage




Sub-threshold current one of most compelling issues in low-energy circuit design!

EE415VLSIDesign



Reverse-Biased Diode Leakage




$J_S = 10\text{-}100 \text{ pA}/\mu\text{m}^2$ at 25 deg C for 0.25 μm CMOS
 J_S doubles for every 9 deg C!

EE415VLSIDesign



Subthreshold Leakage Component




Leakage control is critical for low-voltage operation

EE415VLSIDesign



Static Power Consumption



$$P_{\text{stat}} = P_{(n=1)} \cdot V_{\text{dd}} \cdot I_{\text{stat}}$$

Wasted energy ...

Should be avoided in almost all cases, but could help reducing energy in others (e.g. sense amps)

EE415VLSIDesign



Principles for Power Reduction

- Prime choice: Reduce voltage!
 - » Recent years have seen an acceleration in supply voltage reduction
 - » Design at very low voltages still open question (0.6 ... 0.9 V by 2010!)
- Reduce switching activity
- Reduce physical capacitance
 - » Device Sizing: for $F=20$
 - $f_{op}(\text{energy})=3.53$, $f_{op}(\text{performance})=4.47$

EE415VLSIDesign



Impact of Technology Scaling

EE415VLSIDesign



Goals of Technology Scaling

- Make things cheaper:
 - » Want to sell more functions (transistors) per chip for the same money
 - » Build same products cheaper, sell the same part for less money
 - » Price of a transistor has to be reduced
- But also want to be faster, smaller, lower power

EE415 VLSI Design




Technology Scaling

- Goals of scaling the dimensions by 30%:
 - » Reduce gate delay by 30% (increase operating frequency by 43%)
 - » Double transistor density
 - » Reduce energy per transition by 65% (50% power savings @ 43% increase in frequency)
- Die size used to increase by 14% per generation
- Technology generation spans 2-3 years

EE415 VLSI Design



Technology Generations



Technology Evolution (2000 data)

International Technology Roadmap for Semiconductors

Year of Introduction	1999	2000	2001	2004	2008	2011	2014
Technology node (nm)	180	150	130	90	60	40	30
Supply [V]	1.5-1.8	1.5-1.8	1.2-1.5	0.9-1.2	0.6-0.9	0.5-0.6	0.3-0.6
Wiring levels	6-7	6-7	7	8	9	9-10	10
Max frequency (GHz) Local-Global	1.2	1.6-1.4	2.1-1.6	3.5-2	7.1-2.5	11-3	14.9
Max mP power [W]	90	106	130	160	171	177	186
Bat. power [W]	1.4	1.7	2.0	2.4	2.1	2.3	2.5

Node years: 2007/65nm, 2010/45nm, 2013/33nm, 2016/23nm

EE415 VLSI Design




Technology Evolution (1999)

Year of Introduction	1994	1997	2000	2003	2006	2009
Channel length (μm)	0.4	0.3	0.25	0.18	0.13	0.1
Gate oxide (nm)	12	7	6	4.5	4	4
V_{DD} (V)	3.3	2.2	2.2	1.5	1.5	1.5
V_T (V)	0.7	0.7	0.7	0.6	0.6	0.6
NMOS I_{Dsat} (mA/ μm) (@ $V_{GS} = V_{DD}$)	0.35	0.27	0.31	0.21	0.29	0.33
PMOS I_{Dsat} (mA/ μm) (@ $V_{GS} = V_{DD}$)	0.16	0.11	0.14	0.09	0.13	0.16


EE415 VLSI Design



ITRS Technology Roadmap Acceleration Continues




Technology Scaling (1)



Minimum Feature Size

EE415VLSIDesign


Technology Scaling (2)



Number of components per chip

EE415VLSIDesign

Technology Scaling (3)



Propagation Delay

EE415VLSIDesign

Technology Scaling Models

- **Full Scaling (Constant Electrical Field)**
ideal model — dimensions and voltage scale together by the same factor S
- **Fixed Voltage Scaling**
most common model until recently — only dimensions scale, voltages remain constant
- **General Scaling**
most realistic for today's situation — voltages and dimensions scale with different factors

EE415VLSIDesign

Scaling Relationships for Long Channel Devices

Parameter	Relation	Full Scaling	General Scaling	Fixed Voltage Scaling
W, L, l_{ox}		$1/S$	$1/S$	$1/S$
V_{DD}, V_T		$1/S$	$1/U$	1
N_{SUB}	V/W_{gate}^2	S	S^2/U	S^2
Area/Device	WL	$1/S^2$	$1/S^2$	$1/S^2$
C_{as}	l_{ox}/k_{ox}	S	S	S
C_L	$C_{as}WL$	$1/S$	$1/S$	$1/S$
k_p, k_{sp}	$C_{ox}W/L$	S	S	S
I_{av}	$k_{sp}V^2$	$1/S$	S/U^2	S
I_p (intrinsic)	$C_L V^2 / l_{sp}$	$1/S$	US^2	$1/S^2$
P_{av}	$C_L V^2 / l_{sp}$	$1/S^2$	S/U^2	S
PDP	$C_L V^2$	$1/S^2$	$1/SU^2$	$1/S$


EE415VLSIDesign

Transistor Scaling (velocity-saturated devices)

Parameter	Relation	Full Scaling	General Scaling	Fixed Voltage Scaling
R, L, C_p		$1/S$	$1/S$	$1/S$
P_{avg}, P_s		$1/S^2$	$1/S^2$	1
N_{SUB}	V/W_{gate}^2	S	S^2/U	S^2
Area/Device	WL	$1/S^2$	$1/S^2$	$1/S^2$
C_{ox}	l_{ox}/k_{ox}	S	S	S
C_{gate}	$C_{ox}WL$	$1/S$	$1/S$	$1/S$
k_p, k_{sp}	$C_{ox}W/L$	S	S	S
I_{av}	$C_{ox}WV$	$1/S$	$1/S$	1
Current Density	$I_{av}/Area$	S	S^2/U	S^2
Area	WL	1	1	1
Intrinsic Delay	$R_{int}C_{gate}$	$1/S$	$1/S$	$1/S$
P	I_{av}^2	$1/S^2$	$1/S^2$	1
Power Density	$P/Area$	1	S^2/U^2	S^2

EE415VLSIDesign

Dilbert



Copyright © 1999 United Feature Syndicate, Inc.
Redistribution in whole or in part prohibited

EE415VLSI Design



Dilbert



Copyright © 1999 United Feature Syndicate, Inc.
Redistribution in whole or in part prohibited

EE415VLSI Design



Dilbert




Copyright © 1999 United Feature Syndicate, Inc.
Redistribution in whole or in part prohibited

EE415VLSI Design



Dilbert






Copyright © 1999 United Feature Syndicate, Inc.
Redistribution in whole or in part prohibited

EE415VLSI Design



Dilbert



Copyright © 1999 United Feature Syndicate, Inc.
Redistribution in whole or in part prohibited

EE415VLSI Design

